

## COURSE PLAN AND EVALUATION PLAN

- |                       |                          |  |
|-----------------------|--------------------------|--|
| 1. Course Code:       | EC200                    | 2. Course Title: DIGITAL SYSTEM DESIGN                               |
| 3. L – T – P:         | <b>3-1-0</b>             | 4. Credits: <b>4</b>   |
| 5. Pre-requisite:     | -                        | 6. Teaching Department: <b>Electronics &amp; Communication Engg.</b> |
| 7. Course Instructor: | <b>Dr SUMAM DAVID S.</b> |  |
| 8. Course Outcomes:   |                          |  |

*At the end of the course the student must be able to*

- Design combinational circuits using gates, multiplexer and decoders given a set of specifications
- Model combinational circuits using Verilog
- Design non-pipelined sequential circuits using specified/ available SSI & MSI devices given a set of specifications
- Model sequential circuits using Verilog

### 9. Course Coverage

| Module                         | Contents   | Objectives   | Lecture          | Evaluation    |
|--------------------------------|--|--|------------------|---------------|
| Introduction                   | Introduction to DSD – Objectives of the course, motivation, course plan, evaluation method, references   | Appreciate the relevance of the course   | <b>L1</b>        |               |
| Introduction to logic circuits | Logic gates, Boolean algebra, Sum of products and product of sums forms, Combinational circuit analysis, Minimisation techniques – K map, Combinational circuit synthesis using gates, Introduction to CAD tools, Introduction to Verilog, Other combinational minimization techniques | Design combinational circuits using gates given a set of specifications<br>Describe combinational circuits using Verilog HDL | <b>L2 – L9</b>   | <b>Design</b> |
|                                | <b>Assignment I/Tutorial I</b>   |  |                  |               |
| Number systems & codes         | Positional number systems, representation of negative numbers, binary arithmetic – addition, subtraction, multiplication, Design of arithmetic circuits using Verilog  | Represent and perform arithmetic using binary number system<br>Describe arithmetic circuits using Verilog HDL                | <b>L10 – L15</b> | <b>Design</b> |
|                                | <b>Assignment II/Tutorial II</b>   |  |                  |               |

|                                    |  |   |                  |                      |
|------------------------------------|--|---|------------------|----------------------|
| Combinational logic design         | Combinational circuit design using MSI –Multiplexers, Decoders, comparator, priority encoder, Code converters, Design of combinational circuits using Verilog  | Design combinational circuits using specified/ available SSI & MSI devices given a set of specifications<br>Describe a combinational system using Verilog HDL | <b>L16-L21</b>   | <b>Design</b>        |
|                                    | <b>Assignment III/Tutorial III</b>   |   |                  |                      |
| Digital logic families             | Logic families, Characteristics of CMOS, Properties of logic elements: Delays - t <sub>plh</sub> , t <sub>phl</sub> , Rise time, fall time, Propagation delays; Noise Margin. Hazards – static and dynamic, tristate logic | Appreciate the features of digital logic families   | <b>L22-L23</b>   | <b>Comprehension</b> |
| Flip flops, registers and counters | Latches and flip flops, Setup and Hold time, Clock period and frequency, counters, shift registers, Using Verilog constructs for registers and counters  | Design of counters given a set of specifications<br>Describe a synchronous counter using Verilog HDL  | <b>L24 – L29</b> | <b>Design</b>        |
|                                    | <b>Assignment IV/Tutorial IV</b>   |   |                  |                      |
| Sequential logic design            | State Machine analysis, Finite state machine design, ASM charts, state minimization, state assignment, synthesis using D-FF and JK-FF, Design of sequential circuits using Verilog, linked state machines                  | Design sequential circuits given a set of specifications<br>Describe sequential circuits using Verilog HDL  | <b>L30 – L37</b> | <b>Design</b>        |
|                                    | <b>Assignment V/Tutorial V</b>   |   |                  |                      |
| Register Transfer level design     | Datapath and control path, Serial adder, shift and add multiplier, Division, RTL modeling using Verilog  | Model non-pipelined sequential circuits using RTL approach in Verilog   | <b>L37 – L42</b> | <b>Design</b>        |

#### 10. Reference Books

|   |  |
|---|--|
| <i>Stephen Brown, Zvonko Vranesic, Fundamentals of Digital logic with Verilog design, MGH, 2014</i><br><i>Morris Mano, MD Ciletti, Digital design with an introduction to Verilog, Pearson, 2015</i><br><i>Ming-Bo Lin, Digital System, Designs and Practices using Verilog HDL and FPGAs, Wiley 2012</i> | <i>J.F.Wakerly, Digital Design Principles and Practices, PH, 1999.</i><br><i>D.D. Givone, Digital Principles and Design, TMH, 2002</i><br><i>J. Bhaskar, A Verilog HDL Primer, BSP, 2008</i><br><i>NPTEL lectures on Digital Systems</i> |
|---|--|

#### EVALUATION PLAN:

Mid semester exam - 25%

Continuous assessment - 25%

End semester exam - 50%

Prepared by:

Approved by

Prof. Sumam David S.  
Course Instructor

Prof Ramesh Kini  
Head, Dept of E&C and DUGC Chairperson