

## COURSE PLAN AND EVALUATION PLAN

- |                       |                          |                         |  |
|-----------------------|--------------------------|-------------------------|--|
| 1. Course Code:       | EC340                    | 2. Course Title:        | COMPUTER ORGANIZATION AND ARCHITECTURE       |
| 3. L – T – P:         | <b>3-1-0</b>             | 4. Credits:             | <b>4</b>                                     |
| 5. Pre-requisite:     | Digital System Design    | 6. Teaching Department: | <b>Electronics &amp; Communication Engg.</b> |
| 7. Course Instructor: | <b>Dr SUMAM DAVID S.</b> |                         |  |
| 8. Course Outcomes    |                          |                         |  |

*On successful completion of the course, the student will be able to*

- CO1 Understand the architecture of a basic computer system and its components, and the role of performance in designing computer systems
- CO2 Understand memory hierarchy design and its impact on overall processor performance
- CO3 Design ALU, processor data path and control path
- CO4 Design pipeline processor including hazard detection logic

Course Coverage:

| Module   | Contents   | Objectives   | Lecture        | Evaluation           |
|--|--|--|----------------|----------------------|
| Introduction                                   | Introduction to COA – Objectives of the course, motivation, course plan  | <ul style="list-style-type: none"> <li>• Appreciate the relevance of the course</li> </ul>   | <b>L1</b>      |                      |
|  | Review of combinational and sequential design  | <ul style="list-style-type: none"> <li>• Review of Digital System Design</li> </ul>  | <b>L2-L4</b>   | <b>Design</b>        |
|  | Components of a computer system. Evolution of Technology. Factors affecting computer systems design (e.g., technology, applications, performance requirements) | <ul style="list-style-type: none"> <li>• Understand architecture of a basic computer system and its components, role of performance in designing computer systems</li> </ul> | <b>L5 – L6</b> | <b>Comprehension</b> |
| Instruction Set Architecture                   | The role of an instruction set. interface between hardware and software; issues to consider when designing an instruction set; addressing modes.               | <ul style="list-style-type: none"> <li>• Understand how to design an instruction set and its impact on processor design (RISC-V)</li> </ul>                                  | <b>L7-L9</b>   | <b>Comprehension</b> |
| Arithmetic and Logic Units (ALU) for computers | Number system, addition and subtract, adders; multiplication and multipliers; division and dividers; floating point numbers and floating point units           | <ul style="list-style-type: none"> <li>• To implement arithmetic algorithms</li> </ul>   | <b>L10-L15</b> | <b>Design</b>        |
| Processor Design                               | Data path and control; single cycle design and implementation; simplifying control design; multicycle implementation of data path and control                  | <ul style="list-style-type: none"> <li>• To implement datapath and control path of processors (RISC-V)</li> </ul>  | <b>L16-L21</b> | <b>Analysis</b>      |

|  |   |   |                |                      |
|--|---|---|----------------|----------------------|
| Pipelining                                     | Basic concepts in pipelining; data path for pipeline processor implementation, data hazard and forwarding, data hazard and stalling; control design for pipelines, Scheduling (static and dynamic) and forwarding to reduce/ minimise pipeline stalls | <ul style="list-style-type: none"> <li>• Implement a minimal RISC ISA (RISC-V) pipeline</li> <li>• Examine techniques to improve pipeline efficiency</li> </ul> | <b>L22-L27</b> | <b>Design</b>        |
| Memory Hierarchy                               | Cache memories. Introduction to caches, measuring and improving performance of caches; direct map, associative caches; replacement policies<br>Virtual Memory: basic design, address translation, placement and replacement; cost and performance     | <ul style="list-style-type: none"> <li>• Examine techniques to improve memory management</li> </ul>   | <b>L28-L33</b> | <b>Design</b>        |
| Instruction-level parallelism (ILP)            | ILP and its dynamic exploitation – dynamic scheduling, hardware speculation, Exploiting ILP using software approaches – static branch prediction, VLIW, hardware support, Limits of ILP   | <ul style="list-style-type: none"> <li>• Examine hardware and software techniques for ILP</li> <li>• Limits of ILP</li> </ul>                                   | <b>L34-L39</b> | <b>Analysis</b>      |
| Data Level and Thread Level Parallelism        | Data Level Parallelism – Vector, SIMD, VLIW, GPU architectures, Thread level parallelism, centralized shared memory architectures, memory consistency issues  | <ul style="list-style-type: none"> <li>• Examine ways to improve processor performance by exploiting Data and thread-level parallelism.</li> </ul>              | <b>L40-L42</b> | <b>Analysis</b>      |
| Current trends in microprocessor architectures | Issues in applications (optimizing the hardware – software interface), Domain-specific architectures, reconfigurable computing  | Appreciate current trends in VLSI architecture  | <b>L43-L44</b> | <b>Comprehension</b> |

9. Course web page : Moodle on iris

10. Reference Books

|   |   |
|---|---|
| <p>a) David Patterson and John Hennessy, Computer Organization and Design RISC V Edition: The Hardware/Software Interface, MK, 2<sup>nd</sup> edition, 2021</p> <p>b) Carl Hamacher, Z. Vranesic, S. Zaky, N. Manjikian, Computer Organisation and Embedded Systems, Mc Graw Hill, 6<sup>th</sup> edition, 2012</p> | <p>c) John Hayes, Computer Architecture and Organization, McGraw Hill, 3<sup>rd</sup> edition, 2017</p> <p>d) David Patterson and John Hennessy, Computer Architecture - A Quantitative Approach, MK, 6<sup>th</sup> Edition, 2019</p> <p>e) NPTEL courses on Computer Architecture</p> |
|---|---|

**EVALUATION PLAN :** Mid semester exam - 20%      Continuous assessment - 40%      End semester exam - 40%

Prepared by:

Dr. Sumam David S.  
Course Instructor

Approved by

Prof Ramesh Kini M.  
Head, Dept of E&C and DUGC Chairperson