

## COURSE PLAN AND EVALUATION PLAN

- |                              |                          |                         |  |
|------------------------------|--------------------------|-------------------------|--|
| 1. Course Code:              | EC806                    | 2. Course Title:        | DIGITAL DESIGN USING FPGAS                   |
| 3. L – T – P:                | <b>2-0-3</b>             | 4. Credits:             | <b>4</b>                                     |
| 5. Pre-requisite:            | Digital Electronics      | 6. Teaching Department: | <b>Electronics &amp; Communication Engg.</b> |
| 7. Course Instructor:        | <b>Dr SUMAM DAVID S.</b> |                         |  |
| 8. Objectives of the Course: |                          |                         |  |

*At the end of the program the student must be able to*

Design digital systems and model using HDL, given a set of specifications  
 Implement digital systems using Programmable ASICs (Xilinx FPGAs)

9. Course Coverage:

Module	Contents	Objectives	Lecture/ Lab	Evaluation
Introduction	Introduction to DSD – Objectives of the course, motivation, course plan, evaluation method, references, Digital implementation options	<ul style="list-style-type: none"> <li>• Appreciate the relevance of the course</li> </ul>	<b>L1</b>	
	Review of combinational and sequential design using SSI & MSI	<ul style="list-style-type: none"> <li>• Review of Digital Electronics</li> </ul>	<b>L2-L3</b>	<b>Design</b>
Digital system modeling	Domains – behavioral, structural, physical, levels of abstraction, Synthesis – high level, RTL level , logic synthesis, Hardware description languages	<ul style="list-style-type: none"> <li>• Appreciate top-down design methodology, need for HDL, and choose level of abstraction for modeling the system</li> </ul>	<b>L4-L5</b>	<b>Comprehension</b>
Familiarisation to design environment	Introduction to digital system modelling using Xilinx Design Environment	<ul style="list-style-type: none"> <li>• Using Xilinx Vivado 2015.2 to describe a digital system using Verilog HDL, simulate its functionality, implement &amp; test the design by downloading to Xilinx Nexys 4</li> </ul>	<b>P1</b>	
Verilog	Modelling Combinational, Sequential, FSM, Design case studies, styles for synthesis, test benches, Design case studies – arithmetic units, memory, simple uP	<ul style="list-style-type: none"> <li>• Model a digital system using Verilog HDL</li> </ul>	<b>L6-L20</b>	<b>Design</b>
	<i>Mid semester exam</i>			

Combinational circuit design	Design of decoders, priority encoders, multiplexers, multi-bit adders and comparators	• Design, implement & test combinational circuits using Xilinx FPGAs	<b>P3-4</b>	<b>Design</b>
Sequential circuit design	Design of counters, shift registers, sequence detectors, implementation of state machines for applications like traffic light control, digital lock, vending machine etc.	• Design, implement & test simple sequential circuits using Xilinx FPGAs	<b>P5-6</b>	<b>Design</b>
Programmable ASICs	Architecture of CPLDs and FPGAs, Antifuse, SRAM, EEPROM based technologies, Xilinx, Altera and Actel logic cells, I/O cells, Programmable Interconnect, Dynamic Reconfiguration	• Appreciate architecture of CPLDs and FPGAs, choose appropriate implementation option for the given specifications	<b>L21-L24</b>	<b>Analysis</b>
Interfacing IO devices	Interfacing IO modules and peripheral devices to FPGA board	• Design, & interface peripheral devices to the Nexys 4 board	<b>P7-P8</b>	<b>Design</b>
Embedded systems using FPGAs	Embedded system design concepts, Embedded cores on FPGAs, SoPC, Issues in embedded system design using FPGAs	• Appreciate issues in embedded system design using FPGAs	<b>L25-L28</b>	<b>Analysis</b>
	Implementation of embedded systems on Xilinx Zynq FPGA	• Implement a simple embedded system on Xilinx Zynq	<b>P9</b>	
Design Project	Implementing a digital system using Xilinx Zynq	Use FPGA for a signal processing or embedded application	<b>P10-P14</b>	<b>Design</b>

10. Course web page : Moodle on iris

11. Reference Books

a) M.J.S.Smith – ASICs, Pearson Education, 1997 b) C.H. Roth & L.K. John, Principles of Digital system design using Verilog, Cengage, 2016 c) M D Ciletti, Modelling, Synthesis and Rapid Prototyping with Verilog HDL, Pearson, 1999	d) M D Ciletti, Advanced Digital Design with Verilog HDL, Pearson, 2010 e) W.Wolf, FPGA based system design, Pearson, 2005 f) Peter Ashenden, Digital Design, An embedded systems approach using Verilog, Elsevier, 2008 g) <a href="https://people.ece.cornell.edu/land/courses/ece5760/FinalProjects/">https://people.ece.cornell.edu/land/courses/ece5760/FinalProjects/</a>
---	--

**EVALUATION PLAN :**

Mid semester exam	- 20%	Quiz & Lab assessment	- 25%
Design Project	- 15%	End semester exam	- 40%

Prepared by:

Dr. Sumam David S.  
Course Instructor

Approved by

Prof T. Laxminidhi  
Head, Dept of E&C and DPGC Chairperson