Voltage Regulator Module Design Considerations to Enhance Efficiency

Harish Padiyar U, Sumam David S.
Dept. of Electronics and Communication Engineering, National Institute of Technology Karnataka, Surathkal, Mangalore, India
hpadiyar@ieee.org, sumam@ieee.org

Mahant Shetti S.S
Chairman, Karnataka Microelectronic Design Centre, Manipal, India
mahant@karmic.co.in

Abstract—The shrinking chip fabrication technologies reduces the power consumption and enhances the clock speeds of processors. Accordingly the new generation processors are expected to work below 1V voltage profiles. The power supply designers are expected to deliver acceptable solutions with constraints like low voltage at large current, ripples below 2%, good transient response with high load slew rates etc. Few more constraints like small foot print, low cost and higher efficiency to meet the green energy initiatives, leaves very few options for designers. Keeping in view the decreasing voltage requirements of future processors, this paper proposes a loss minimization approach. This paper suggests a technique to select optimum switching frequency to maximize the power supply efficiency under all its operating conditions. The paper uses the steady state analysis of the converter to show the suitability of the solution as a cost effective approach.

Keywords - Converter loss model, optimum switching frequency, synchronous buck converter, voltage regulator module

I. INTRODUCTION

The silicon process technologies have set a growth trend line for processors indicating a voltage profile of 1.0V or low for their operation. With the clock speeds increasing, the power supply observes the processor as a low voltage, large current load with a very high slew rate. This power supply is popularly known as a voltage regulator module (VRM) though it belongs to switched power supply family. The VRM needs to meet the slew rate of about 4 - 5 A/ns for server class processors as compared to the present 450 A/µs [1], seen at the sensing point of the processor socket. The permissible output voltage deviation needs to be less than 2% for such load change. The high performance boards have entered the market with multi-core processor architectures. Every processor core uses a dedicated VRM in its proximity. Hence the scope for energy saving is tremendous within the motherboard and hence the industry is looking for a solution that satisfies these constraints at low cost.

In mobile platforms the VRM is powered from a power selector, which is either a battery pack or a power adaptor. The voltage range of Lithium battery cell is 4.2 - 2.9V and a pack of three or four cells stacked, the battery voltage is expected to be 16.8–8.7V. The power adaptor provides 19V to charge the battery and hence the VRM must be designed to work with a source voltage, ranging over 8.7-19V [2].

On the other hand, the compilers are exploring energy saving options by monitoring processor activity. The processor outputs a voltage identification code (VID), a digital code to indicate the state of processor and its voltage requirements [3-4]. These codes are used to set the reference voltage for the VRM control circuit.

The literature shows multi-phase interleaved converter as the most preferred topology due to their modularity and the best efficiency while supplying large currents of the order of hundreds of Amperes [5-6]. This topology employs multiple modules where each is a synchronous buck converter. The modules are identical in design and specifications except for they are switched in time phase. For any efficiency improvement solution to be adopted by industry, it needs to be implementable for existing modules. In this direction, many topology and control level solutions are proposed by different researchers. Autotransformer version of buck converters [7-8], self driven soft-switching techniques [9-10], two-stage architecture [2], [11-12], single-stage multiphase versions [13] etc, all are derived from basic synchronous buck converter topology [14-16]. These solutions look attractive but are with a definite premium of extra cost or complex control. This paper develops a loss model based analysis of a synchronous buck converter to propose a switching frequency selection criterion to ensure best efficiency for all operating points of the VRM for the future processor. This solution is cost effective as it does not need any expensive hardware. Moreover, this is a system level solution to VRM as it can be applied to the existing interleaved topology.

Fig.1 Synchronous rectifier buck converter

II. CONVERTER LOSS MODEL

To study the loss minimization in VRM, a synchronous buck converter as shown in Fig. 1 is used. A good switch selection
criterion would be the control MOSFET $M_1$ to switch faster to allow transfer of energy from input to output and the rectifier MOSFET $M_2$ to have a very low channel resistance ($R_{DS}$) as it works for longer duration. Hence, $M_1$ needs to be selected with lower Figure of Merit (FoM) to achieve higher efficiency [17]. FoM = $R_{DS}Q_G$, where $Q_G$ is the MOSFET gate charge. It is a practice to operate the converter in continuous current mode (CCM) to achieve good transient response. The load current continuity is generally decided by the input, output voltages and the magnitude of load current. Whereas the inducer voltage is very critical in meeting the slew rate requirement and hence all these form a part of the design specification. This would be a tough constraint for the designer to achieve good efficiency with acceptable transient response [18-19]. An optimal switching of converter [20] is reported in literature, which appears to be an assuring technique to improve VRM efficiency.

This work analyzes the converter losses under light load condition from energy efficiency perspective. It has identified the circulating energy flow at light loads compared to increasing load dependent losses at full load as a source of energy inefficiency. This approach is definitely a low cost solution, to achieve loss minimization at no additional expensive hardware requirement. To implement this approach, a loss model for the converter needs to be developed, analyzed to understand and explore the dependency of efficiency on switching frequency.

The converter loss model must include all the power dissipating components in the circuit, which are typically $M_1$ and $M_2$ on-state loss, driver loss, switching losses of both the devices, equivalent series resistance (ESR) loss of inductor and filter capacitor etc. The ripple current losses are predominant as it depends on switching frequency along with other circuit parameters [21-22]. The various components of switch power loss $P_{LOSS_S}$ can be expressed as

\[ P_{LOSS_S} = I_{ds}R_{DS} + I_gQ_{SW}V_f + Q_{oss}V_f^2 + \frac{Q_{oss}V_f^2}{2} \]  

(1)

The (1) represent the power dissipation in a switch while working with a load current of $I_L$. It represents the channel resistance loss in $R_{DS}$ due to the RMS value of the switch current $I_{ds}$. The gate drive loss while pulse $V_g$, supplying gate charge $Q_{SW}$, output capacitor charge $Q_{oss}$ loss and switching charge $Q_{oss}$ losses at source voltage $V_s$ are also represented. $I_g$ is the peak value of driver current while switching the device.

Similarly, the power loss in the inductor $P_{LOSS_L}$ can be expressed as

\[ P_{LOSS_L} = I_{rms}^2R_L \]  

(2)

where $I_{rms}$ represents the RMS value of the current through inductor with an ESR of $R_L$. Similarly the power loss $P_{LOSS_C}$ in the ESR $R_c$ of the filter capacitor can be expressed as

\[ P_{LOSS_C} = \frac{(\Delta I)^2}{12} R_c \]  

(3)

where, $\Delta I$ is the peak to peak ripple current and

\[ \Delta I = \frac{(V_s - V_o)}{I_f} \]  

(4)

The total loss $P_{LOSS}$ can now be expressed as

\[ P_{LOSS} = I_{rms}^2R_{ds} + I_gQ_{SW}V_f + Q_{oss}V_f^2 + \frac{Q_{oss}V_f^2}{2} + \frac{Q_{oss}V_f^2}{2} \]  

(5)

The subscripts 1 and 2 in (5) indicate the components that belong to $M_1$ and $M_2$ respectively. Due to the low stray inductance, the body diode of $M_1$ takes over the switch current; the moment gate pulse is reduced. This reduces the switching losses in $M_2$ significantly when compared to that of $M_1$. The last term in (5) represent the reverse recovery charge $Q_{oss}$ loss in body diode of switch $M_2$. Hence switching losses in $M_1$ are only considered. The (6) and (7) shows suitable representations for $I_{rms}$ to find the RMS currents of $M_1$ and $M_2$, as

\[ I_{rms} = DI_{RMS} \]  

(6)

\[ I_{RMS} = DI_{RMS} \]  

(7)

III. METHODOLOGY

A circuit is designed with switches $M_1$, $M_2$ and filter passive components that meet the circuit efficiency and transient response. It appears from (5) that, the switching frequency is the only parameter that can be varied within a narrow range to explore any loss minimization. To appreciate the need for varying the switching frequency, a 90nm Intel® Pentium®4 processor with the following power specifications: Voltage requirement of 0.8V (sleep mode) to 1.6V (active mode), current requirement of 5A under no load to 91A under active loading was used in the simulation study. A VRM having interleaved topology with 12V nominal source voltage, load current of 10A to 30A per phase and 0.8V to 1.6V load voltage for each of the modules was used. Infineon BSC032NOS, MOSFETs are used for both control and freewheeling purpose. Coiltronics chip inductors were also used. The filter capacitance of 12.96mF is used to keep voltage ripple less than ±20mV for the lowest switching frequency. PSPICE circuit simulation environment of ORCAD® Capture 16.0 Version is used to simulate the circuit.

To satisfy the recommended selection criteria for switches, identical MOSFETs $M_1$ and $M_2$ were used. Table I shows the parameters of the MOSFET and the passive components used.

The losses in switches $M_1$, $M_2$, inductor ESR and filter capacitor ESR are then estimated and plotted in Fig. 2 – Fig. 5. Fig. 6 shows the variation in total converter losses as a function of switching frequency.

The converter loss depends on two criteria: one on switching frequency and the other on absolute load current magnitude. Further, the current ripples and the device switching process depend on switching frequency. The observations from Fig. 2 – Fig. 6 help, design and develop control strategies to meet the requirements of low output voltage VRM for future processors.

The MOSFET $M_1$ and $M_2$ have both conduction and switching frequency losses of which conduction losses are...
dependent on the RMS value of current. As current ripples are reducing the conduction losses will decrease compared to the increase in switching losses with the increase in frequency. The optimal condition is reached at a frequency, beyond which the losses increase with switching frequency. The capacitor and inductor ESR losses are primarily due to current ripples and reduce with increasing switching frequency. Therefore the total converter losses are increasing with increasing frequency as the total losses are more sensitive to the switches than the passive elements.

Fig. 6 also indicates a possibility of loss minimization process by adopting an optimal switching frequency while working with different operating points. Fig. 7 shows the contribution of each of the circuit elements to power loss of the converter under different operating conditions.

### TABLE I. VRM CIRCUIT COMPONENTS USED

<table>
<thead>
<tr>
<th>Sl.No.</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOSFET</td>
<td>Total Gate Charge $Q_G$</td>
<td>30nC</td>
</tr>
<tr>
<td></td>
<td>Switching Charge $Q_{SW}$</td>
<td>12nC</td>
</tr>
<tr>
<td></td>
<td>Output Charge $Q_{OSS}$</td>
<td>32nC</td>
</tr>
<tr>
<td></td>
<td>Reverse Recovery charge</td>
<td>15nC</td>
</tr>
<tr>
<td></td>
<td>Channel Resistance $R_D$</td>
<td>2.7mΩ</td>
</tr>
<tr>
<td></td>
<td>Gate Pulse strength $V_G$</td>
<td>10V</td>
</tr>
<tr>
<td></td>
<td>Gate Driver current Capability $I_G$</td>
<td>2A</td>
</tr>
<tr>
<td>Inductor</td>
<td>Inductance</td>
<td>0.5mH</td>
</tr>
<tr>
<td></td>
<td>ESR of Inductor</td>
<td>1.0mΩ</td>
</tr>
<tr>
<td>Filter Capacitor</td>
<td>Capacitance</td>
<td>12.96mF</td>
</tr>
<tr>
<td></td>
<td>ESR of Capacitor</td>
<td>1.8mΩ</td>
</tr>
</tbody>
</table>

![Fig. 2 Effect of switching frequency on Control MOSFET Losses](image)

![Fig. 3 Effect of switching frequency on Rectifier MOSFET Losses](image)

![Fig. 4 Effect of switching frequency on Inductor ESR Losses](image)

![Fig. 5 Effect of switching frequency on filter Capacitor ESR Losses](image)

![Fig. 6 Effect of switching frequency on VRM total Losses](image)

![Fig. 7 Contribution of each circuit element to the total loss under various operating conditions](image)
The Fig. 2- Fig. 6, Fig. 8 and Fig. 9 of the case studied, show the optimum switching frequency in the range of 100-200 kHz for the parameters selected. However, the specific optimal switching frequency for a given circuit can be obtained by analysing its typical and extreme working conditions. Also the VRM voltage conversion ratio being smaller, the M1 conduction losses are much smaller than that of M2. Fig. 8 and Fig. 9 shows the M1 losses as a function of frequency for a given power output with reduced output voltage. This indicates the dominance of frequency on its losses. Fig. 10 shows the influence of switching frequency on different components of M1 loss for different operating points. The set of first two column and second two column bars in Fig. 10 indicate the increase in switching frequency dependent loss for a given operating point. The first and the third column bar indicate the effect of frequency on power loss while output voltage lowered. Hence at lower output voltage, the channel loss gets shifted from M1 to M2 for a given load current. In other words, the frequency dependent losses then dominate over the reducing channel losses for M2. Hence, while reducing the output voltage in VRMs we need to look for lower frequency operation to prevent converter becoming inefficient.

Also, it is essential to use multiple switches in parallel for M2 to reduce the dominant channel losses compared to frequency dependent losses. Hence, for future processors with voltage profile below 1.0V, it is a better strategy to balance out the conduction and frequency dependent losses to achieve higher efficiency. Thus, it is a low cost strategy to enhance the VRM efficiency. The MOSFET manufacturers are confident on their move to produce lower RDS MOSFETs for reducing rectifier switch loss, and lower FoM MOSFETs for Control switch applications. This indicates the growing dominance of frequency dependent losses, as compared to diminishing channel losses.

IV. CONCLUSION

The green energy initiatives are looking for VRM designs to meet high efficiency profiles to power the processors below 1V. It is predicted that the load current magnitude and slew rate are expected to rise to extremely large values. The product designers of power supply or VRM in specific are looking for a system level solution that could retrofit the existing practices. In this context, this paper develops and analyses the converter loss model to draw the following conclusions.

- Efficient module design helps enhancing efficiency of interleaved converter.
- Loss model analysis shows switching frequency variation technique is effective as it has no additional hardware cost.
- The low output voltage reduces control switch ON time which forces the rectifier switch to dissipate more power for a given power.
- Use multiple rectifier switches in parallel to reduce the dominating conduction losses.
- The switching frequency has a strong influence on control switch losses and hence the only feasible option available is to lower the frequency.
- It is necessary to use more modules in parallel in time phase with lower loading per module to restrict the filter capacitor size.
- The rise time and steady state error depend on the passive element values and not on the switching frequency. The control bandwidth can be selected in relation to preferred switching frequency to meet the transient response [23-24].

The switch parameters given in Table I, though are converter operating point specific, vary only over a very narrow range. Hence the propositions and conclusions drawn are valid as can be seen from simulation results given in Fig. 11 and Fig.12. This shows that using lower switching frequency for lower output voltage yields better efficiency. The proposed concept of lowering the switching frequency suggests...
using multiple rectifier switches and lower load per module in interleaved converter to help design efficient power supply for future processors.

Fig. 11 Effect of switching frequency on Converter Efficiency

Fig. 12 Effect of switching frequency on Converter Efficiency

REFERENCES


